RESERVED CENTRAL PAX CENTER AUG 0 4 2008

Application No.: 10/640,349

Docket No.: JCLA11051-R

<u>AMENDMENT</u>

In The Specification:

Please amend paragraph [0008] as follows:

[0008] In addition to the computer system architectures demonstrated in FIG. 1 and FIG. 2, there are other computer system architectures in use. For instance, two of those computer system architectures are presented in FIG. 3 and FIG. 4. In FIG. 3, a computer system architecture 30 is similar to the standalone GFX computer system 10 shown in FIG. 1 except that a system memory 34 is directly connected to a CPU 31 via a built-in memory controller 38. As the same in FIG. 4 and FIG. 2, both computer system architectures have their graphics processing units built into the North Bridges, but in FIG. 4, the memory controller 46 is inside the CPU 41 and the system memory 44 is directly coupled to the [[CUP]]CPU 41 via the built-in memory controller 46. Note that with the computer system architectures sketched in FIG. 3 and FIG. 4, a system memory access requested by the graphics processing units (GFXs) has to go through not only the North Bridges but also the CPUs.

Please amend paragraph [0009] as follows:

[0009] The increase of CPU work load often demands an increase in power consumption and results in a shorter battery life. The increased power consumption may cause a fatal problem to an application running on a mobile computer unit or a laptop computer. As a consequence, a variety of power saving techniques [[is]] are introduced to the design of modern computers. A couple of power saving techniques are described as follows. When a CPU idles for a

Application No.: 10/640,349

Docket No.: JCLA11051-R

predetermined period of time, the CPU clock speed is reduced and the CPU power supply is turned off. Furthermore, instead of turning the [[CUP]]CPU on and off, a mechanism that detects the power consumption level of an application several times every second and self-adjusts the [[CUP]]CPU clock rate and power supply level to reduce power consumption is built into a computer. As a result, with the use of the power saving techniques, a battery can last longer and the capacity of a battery may be reduced to achieve the same performance.

Please amend paragraph [0023] as follows:

[0023] In FIG 5, a timing diagram showing three display devices share the same clock source, and the three display devices are programmed to have simple fraction timing relationship, so that their blank periods are synchronized. For example in the FIG 5, every 6 horizontal blank of DD (Display Device) 1 are corresponding to 4 horizontal blank of DD2 and 3 horizontal blank of DD3. Thereby, a least common multiple occurrence of display-device blank periods can be found periodically.